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Abstract—This paper introduced a bandwidth enhancement 
technique for ultra-wideband (UWB) transmitter design with 
low group delay variation for CMOS power amplifier (PA). 
Three stages of cascade common source topology are 
implemented to provide high gain with good gain flatness.  Shunt 
peaking inductor is introduced at every stage of the introduced 
PA to improve the bandwidth and to achieve low group delay 
variation simultaneously. A resistive shunt feedback method is 
implemented at the first stage to acquire good input matching. 
The first and second stages attain gain at lower corner and 
upper-end frequency respectively, whilst the third stage 
smoothed the gain flatness curve. In addition, the theoretical 
analysis of group delay is investigated to determine the 
important design factor for low group delay variation in 3.1 to 
10.6 GHz CMOS PA for UWB transmitters. The outcome of the 
research shows that a gain about 11.48 ± 0.6 dB at average, S11 
less than -10 dB, and S22 less than -14 dB is achieved. Moreover, 
excellent group delay variation is acquired throughout the entire 
band, measuring about ±85.8 ps.  
 
Index Terms—Bandwidth Enhancement; Cascade Topology; 
CMOS PA; Group Delay Variation; UWB. 
 
I. INTRODUCTION 
 
Ultra-wideband (UWB) system has become more popular 
compared to narrowband system due to its capability to 
provide short-range wireless personal area networks [1] that 
can offer low microwave power radiation. Besides, the 
transmission data rate is notably higher compared to hundreds 
of megabits per second. One of the challenges in UWB 
module design is to improve the overall group delay 
performance characteristic in complex RF module. A minor 
variation in group delay is required to retain the original 
identity of the output whilst the time domain does not distort, 
particularly for UWB system employing impulse signal [2]. 
Several different approaches have been proposed to enhance 
bandwidth with low group delay for UWB application. Even 
though the fabricated UWB power amplifier (PA) in [3] can 
cover frequency from 3.1 - 10.6 GHz but it deteriorates the 
group delay of the PA design. Another fabricated PA forming 
different reported work has shown that low group delay is 
achieved but the frequency only covers from 5 - 10.6 GHz [4, 
5].  Hence, bandwidth enhancement techniques frequently 
sacrifice the group delay variation and it shows that this is a 
trade-off characteristic that needs to be compromised. By 
revisiting previous authors’ publication [6], only low group 
delay variation is being focused. Thus, here a design method 
is proposed to enhance the bandwidth and at the same time 
able to achieve low group delay variation simultaneously. 
The bandwidth extension using shunt peaking technique, a 
few results that have yet been discussed are explained while 
centering on the low group delay variation. 
 
II. TOPOLOGY REVIEW 
 
There are many power amplifier topologies that have been 
reported for wideband communication application with 
CMOS technology. Ever since multiband orthogonal 
frequency division multiplexing (MB-OFDM), as well as 
direct-sequence code division multiple access (DS-CDMA), 
become two main solutions for UWB transceiver, various 
UWB for such frequency bands of 3.0 - 5.0 GHz [7], 3.0 - 6.0 
GHz [8, 9], 3.0 - 7.0 GHz [10], 6.0 - 10.6 GHz [4, 11], and 
3.1 - 10.6 GHz [3, 6] have been implemented with numerous 
topologies.  
The distributed amplifier is one of the well-known 
topologies for a broadband circuit that provides high-speed 
communication and good linearity. However, this topology 
requires a large area and high-power consumption due to 
several stages active transistor connected in tailored 
transmission lines to obtain the desired frequency behavior 
[12]. Improved distributed amplifier by means the 
combination of both low and high pass filters has been 
professed to produce artificial transmission line that achieves 
high output power and spectrum pre-shaping for UWB signal 
[3]. Nevertheless, it does not solve the problems of the large 
area resulted from the consumption of many inductors to 
perform signal delay. Moreover, high group delay is attained 
in the devised UWB PA. 
The shunt feedback topology is typically used to achieve a 
stable circuit with flat gain, as well as 50 Ω input matching. 
However, the resulted process variation causes the load 
resistor to suffer, whereas the power consumption is high. 
Besides, it is difficult to compromise between gain and 
bandwidth in this topology [12].  An RLC matching topology 
was proposed to solve the issue of the wideband matching and 
power consumption. Unfortunately, several reactive elements 
like the inductor employed in this topology to form the 
wideband pass filter cause it to consume a considerable area 
of the chip [13].  
To realize low power consumption, the current-reused 
Journal of Telecommunication, Electronic and Computer Engineering 
42 e-ISSN: 2289-8131   Vol. 9 No. 3-10  
technique is widely used especially in UWB PA, consisting 
of common gate amplifier and common source amplifier. The 
advantage of the current-reused structure is its ability to 
amplify the input signal from the original input signal twice. 
However, it is a challenge to achieve high gain and notable 
wide range between 3.1 to 10.6 GHz in this technique [10]. 
 
III. CIRCUIT DESIGN 
 
Another approach involves cascade topology employed in 
low noise amplifier (LNA) circuit [14], however in using this 
method the good gain flatness could not be achieved. The 
proposed PA implements three cascade transistors that offer 
wide-ranging bandwidth feature and gain flatness, in addition 
to low group variation [6]. Figure 1 shows the proposed UWB 
PA design with three stages of amplifiers. Stage one involves 
straightforward construction of common source M1 and 
inductive peaking made of L2 and R2 that realizes high gain 
at lower end of the frequency range of interest (i.e. 3.1 GHz). 
Meanwhile, stage two aims to obtain high gain at high 
frequency (i.e. 10.6 GHz). The gain of both stages is kept high 
enough (i.e. above 0 dB) at all frequency of interest. The 
diagram of Figure 2 appears to show that the passband gains 
of individual stages are added to produce a total passband. 
Remember that the stages are in series, so the gains and losses 
(in dB) are accumulated. As an example, at frequency of 3.1 
GHz, the gain at stage 1, stage 2 and stage 3 are 11 dB, 7 dB 
and -7 dB, respectively as shown in Figure 2.  
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Figure 1: Proposed UWB PA schematic 
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Figure 2: Proposed UWB PA passband gains of individual stages and 
total passband 
 
On the other hand, stage three is intended with low gain at 
low frequency and high gain at high frequency, which 
enhances the gain flatness between the frequency band. For 
instance, if stage one lacks gain at a frequency, the other two 
stages will not make up for that to flatten the band. In other 
words, in cascade of gain and/or loss elements, the passbands 
are not additive in the simple sense. Therefore, by employing 
three-stage cascade, wide bandwidth can be achieved. To 
make up for the constraint of the bandwidth and to enhance 
the gain flatness of the output stage bandwidth, every single 
of the shunt peaking load method, including L2, L3, L4, R2, R3 
and R4 in the introduced PA are required. Hence, all stages 
are designed with optimised shunt peaking value of inductor 
and resistor so that an expansion of bandwidth up to 60% with 
an ideal group delay can be obtained, that is necessary to 
optimise pulse fidelity in a broadband system [15]. At stage 
one, resistive shunt feedback is employed with the aim of 
achieving a good input impedance above the desired 
bandwidth. Therefore, this design chooses the optimal value 
for the feedback resistance, R1 so that the desired matching 
and bandwidth can be achieved. A straightforward assembly 
of LC filter comprising of C1 and L1 is applied to give 50 Ω 
of input matching network. Furthermore, C1 functions as DC 
blocking, whereas C2 helps to enhance the wideband output 
impedance of 50 Ω matching above all bandwidth of range 
3.1 to 10.6 GHz. 
 
IV. BANDWIDTH EXTENSION USING SHUNT PEAKING 
TECHNIQUE 
 
The inductor is once commonly used in narrowband circuit. 
Now, it is widely used in broadband circuit. This section will 
provide an explanation on bandwidth extension by using an 
inductor in place of shunt peaking for the broadband 
amplifier. 
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Figure 3: Simple common source amplifier shunt peaking 
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Figure 4: Simple common source amplifier with inductive shunt peaking 
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Figure 3 (a) shows the basic concept of simple common 
source amplifier. Figure 3 (b) illustrates the details of the 
structure as well as its corresponding small signal circuit. The 
small signal circuit frequency response is stated as (1): 
 
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
(𝜔) =
𝑔𝑚𝑅
1 + 𝑗𝜔𝑅𝐶
  (1) 
 
The equation indicates that the single dominant pole is 
determined by combination output load resistance R and the 
load capacitance C. Since that only single pole is existed, the 
combination of parasitic capacitance and resistive load will 
cause limitation of high-frequency performance [16]. Figure 
4 shows the introduction of load resistance series with 
inductor L.  The small signal circuit frequency response can 
be expressed as (2): 
 
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
(𝜔) =
𝑔𝑚(𝑅 + 𝑗𝜔𝐿)
1 + 𝑗𝜔𝑅𝐶 − 𝜔2𝐿𝐶
  (2) 
 
From Equation (1) and (2), it can be seen clearly that 
through the frequency response, the single pole system 
changes to a system with two poles and a zero. The L/R time 
constant for the bandwidth improvement indicates this zero. 
This technique is known as shunt peaking which helps to 
improve the amplifier bandwidth. Each of the shunt peaking 
load technique, including L2, L3, L4, R2, R3 and R4 in the 
introduced PA are compulsory to attain 60% bandwidth 
extension with an optimal group delay, that is needed in 
enhancing the pulse fidelity of a broadband system [15]. 
 
V.    TRANSFER FUNCTION ANALYSIS 
 
Figure 5: Small-signal circuit of proposed PA 
 
Considering the UWB PAs are designed with the aim of 
transmitting signal at short distance with minimal power, thus 
the transfer function of the circuit can be resolved by small 
signal equivalent. Figure 5 illustrates the details of the 
structure as well as its corresponding small signal circuit of 
the three-stage amplifier. If output resistance, ro is ignored as 
it is too small, the transfer function for stage one, H1(s), stage 
two, H2(s), and stage three, H3(s) amplifier are stated 
respectively in Equation (3), (4) and (5): 
 
𝐻1(𝑠)  = −
𝑔𝑚2(𝑔𝑚1𝑅1 − 1)(𝑅2 + 𝑠𝐿2)
𝑠3𝐿1𝐿2𝐶𝑔𝑠1 + [𝐿1𝐿2𝑔𝑚1 + 𝐿1𝐶𝑔𝑠1(𝑅1 + 𝑅2)]𝑠2 + +[𝐿2 + 𝐿1(1 + 𝑅2𝑔𝑚1)]𝑠 + 𝑅1 + 𝑅2
 (3) 
(𝑠) = −𝑔𝑚2𝑠𝐶𝑔𝑠2(𝑅3 + 𝑠𝐿3) (4) 
𝐻3(𝑠) = −𝑔𝑚3𝑠𝐶𝑔𝑠3(𝑅4 + 𝑠𝐿4) (5) 
𝐻(𝑠) =
𝑉𝑜𝑢𝑡(𝑠)
𝑉𝑖𝑛(𝑠)
= −
𝐵(𝑅2 + 𝑠𝐿2)(𝑅3 + 𝑠𝐿3)(𝑅4 + 𝑠𝐿4)
𝑠3𝐿1𝐿2𝐶𝑔𝑠1 + [𝐿1𝐿2𝑔𝑚1 + 𝐿1𝐶𝑔𝑠1(𝑅1 + 𝑅2)]𝑠2 + +[𝐿2 + 𝐿1(1 + 𝑅2𝑔𝑚1)]𝑠 + 𝑅1 + 𝑅2
 (6) 
 
where 𝐵 = 𝑔𝑚2
2𝑔𝑚3 𝑠
2𝐶𝑔𝑠2𝐶𝑔𝑠3(𝑔𝑚1𝑅1 − 1). The overall 
transfer function H(s) is expressed as (6). From (6), high gain 
can be obtained by horizontal addition of number of gain 
stages. 
 
VI. GROUP DELAY ANALYSIS 
 
It is necessary to obtain small group delay in the passband. 
It indicates that all frequency pass through the amplifier will 
be delayed relatively in equal amount. Dispersion will occur 
and the resulted output does not maintain its original input if 
the group delay is not delayed equally. Generally, the group 
delay variation is very important in high-speed wireline 
equalizer as well as for UWB purposes. Both applications 
have distinctive design consideration. In UWB applications, 
the group delay expands the signal energy throughout the 
whole band. Whereas the group delay in high-speed equalizer 
consists of primary signal energy about the dc region [16]. 
Group delay is characterized as the derived phase of the 
transfer function regarding angular frequency. Basically, a 
transfer function is expressed by a general gain function H(s) 
with s = jω in a product as (7), 
𝐻 = 𝐻1(𝑠)𝐻2(𝑠) … 𝐻𝑛(𝑠) (7) 
 
where H (s) is gain. Group delay is expressed in (8).  
 
𝐺𝑑(𝜔) = −
𝜕𝜃(𝜔)
𝜕𝜔
 (8) 
 
where θ is the phase delay. Since CMOS has high parasitic 
capacitance in drain, the performance of overall transfer 
function H(s) should be considered. The overall group delay 
in a circuit is typically difficult to study; hence assumptions 
are taken to abridge the transfer function, offering a better 
understanding of the suggested design. These assumptions 
include: 
i. gain in stage 2 and stage 3 are almost the same. 
ii. R1>>R2  
iii. 1 + R2gm1  ≈ 1 
Illustrated in Figure 5, small signal equivalent is used to 
find the overall transfer function of the circuit. In equation 
(6), the total transfer function, H(s) is stated and 
approximated as (9). 
 
 
𝐻(𝑠) =
𝐵1(𝑅2 + 𝑠𝐿2)(𝑅3 + 𝑠𝐿3)
𝑠3𝐿1𝐿2𝐶𝑔𝑠1 + (𝐿1𝐿2𝑔𝑚1 + 𝐿1𝐶𝑔𝑠1𝑅1)𝑠2 + (𝐿1 + 𝐿2)𝑠 + 𝑅1
=
(
𝑠
𝜔𝑜
)
2
+ (
𝜔𝑜
𝑄 ) 𝑠 + 𝑅2𝑅3
(
𝑠
𝑘)
3𝑚𝑛 + (
𝑠
𝑘)
2𝑚𝑝 +
𝑠
𝑘 + 𝑅1
 (9) 
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where:  
B1 = −(𝑔𝑚1𝑅1 − 1), 
𝜔𝑜 = 1/√𝐿2𝐿3 ,  
𝑄 = 1/√𝐿2𝐿3(𝐿2𝑅3 + 𝐿3𝑅2),  
𝑘 = 1/𝐿1+𝐿2,  
𝑚 = 𝐿1/(𝐿1+𝐿2)
2,  
𝑛 =
𝐿2𝐶𝑔𝑠1
𝐿1
+ 𝐿2 ,  
𝑝 = 𝐿2𝑔𝑚1 + 𝑅1𝐶𝑔𝑠1. 
 
 
Shown in (2), the numerator has two zeros on the imaginary 
section at the ωo=1 rad/s and Q = 0.577, causing the peaking 
of the group delay [16, 17]. Whereas one real pole s1=𝜎1 and 
two complex poles𝑠2, 𝑠3 = 𝜎2 ± 𝑗𝜔2 are found at the 
denominator, which is a third order polynomial. The 
derivation of the group delay performance of the total transfer 
function is shown as follows; 
 
𝐺𝑑(𝜔) =
𝜕𝜃(𝜔)
𝜕𝜔 𝑛𝑢𝑚𝑒𝑟𝑎𝑡𝑜𝑟
−
𝜕𝜃(𝜔)
𝜕𝜔 𝑑𝑒𝑛𝑜𝑚𝑖𝑛𝑎𝑡𝑜𝑟
 (10) 
 
𝐺𝑑 =
𝑄𝜔3(𝑅2𝑅3 + 1)
𝑄2𝑅2
2𝑅3
2𝜔2 − 2𝑄2𝑅2𝑅3𝜔𝑜
2 + 𝑄2𝜔2 + 𝜔𝑜
6 −
𝑘(𝑘4𝑅1 + 𝑘
2𝜔2𝑚𝑝 − 3𝜔2𝑚𝑛𝑅1𝑘
2 + 𝜔4𝑚2𝑛𝑝)
𝑘6𝑅1
2 − 2𝑘4𝑅1𝜔2𝑚𝑝 + 𝑘2𝜔4𝑚2𝑝2 + 𝜔2𝑘4 − 2𝜔4𝑘2𝑚𝑛 + 𝜔6𝑚2𝑛2
 (11) 
 
Based on Equation (3), small group delay variation can be 
obtained by setting large value on denominator of the group 
delay. Therefore, as shown in (11), minimisation of group 
delay value can be done by decreasing the value of k. When 
the value of L1 and L2 is amplified to maximum, smallest 
conceivable group delay variation can be obtained, due to the 
number of k being inversely proportional to both L. 
Nevertheless, this will upset the gain, input matching and 
output matching performances. On contrary, the value of L1 
and L2 are optimised to the preferred gain value, group delay, 
and both input and output matching. The post-layout 
simulation of L1 and L2 towards group delay variation is 
shown in Figure 6. 
 
 
  
Figure 6: Comparison of inductor, L1 and L2 on the group delay variation 
 
V. LINEARITY ANALYSIS 
 
Designing power amplifier with good linearity has become 
a challenge, particularly in UWB as the permitted frequency 
band overlapped other presented application which is 
conceivably close to the full range of the UWB system [18]. 
The linearity bounds the power that should be able to drive 
the load by the PA. Particularly in linear region operations, 
the PA is able to propel the desired signal with no excessive 
harmonic terms. Hence, through reducing the gain and power 
consumption, the linearity is enhanced. 
Figure 2 shows the gain partitioning in for each stage of the 
proposed PA design. It clearly can be seen that the first stage 
of 13 dB, the second stage of -3 dB and third stage of 11 dB 
is achieved. Stage two suitable for input third-order 
intermodulation point (IIP3) due to low gain available. The 
IIP3 of suggested UWB PA is estimated by means of the 
equation follows [18]; 
 
IIP3 (in dBm) =
4VT
2
Rs2
(in dBm) − G1 ∙ G2 ∙ G3(in dB)   
=
4VT
2
Rs2
(in dBm) − GT 
(12) 
 
where G1, G2, G3 and GT are the gain for stage one, stage two, 
stage three and the overall gain, correspondingly, whilst RS2 
is the real part of the input impedance. From the Equation 
(12), it shows that high linearity can be achieved with gain 
trade-off.  
 
VIII. RESULTS AND DISCUSSIONS 
 
The proposed PA design is executed and tested with supply 
voltage of 2.5 V using 0.18 µm CMOS technology. Figure 7 
illustrated the micrograph of the suggested PA with 0.88 mm 
x 0.78 mm chip dimension, whilst the S-matrix measurements 
have been operated via the HP8722C vector network 
analyzer.  
The measured and simulated S-parameter is demonstrated 
in Figure 8. It is shown that the suggested PA produces high 
gain of 11.48 dB, and 0.6 dB-flatness of 3.1 – 10.6 GHz, 
whilst retaining a 3 dB-bandwidth of 2.2 – 11.86 GHz. 
Meanwhile, a stimulated gain of 12.4 dB ± 1.1 dB is obtained. 
It shows the small difference between simulated and 
measured gain of 1 dB instigated by the losses due to the 
parasitic element of the chip and the substrate losses of the 
testing board. This achieves an input return loss, S11 between 
-10 to -26 dB and an output return loss, S22 between -14 to -
22 dB, denoting wide characteristic of the input matching and 
output matching are obtained over the frequency range. The 
suggested PA accomplishes an optimized reverse isolation, 
S12 of -42 dB above the range of 3.1 - 10.6 GHz as shown in 
Figure 9. The more negative value achieved will give better 
reverse isolation. Good reverse isolation, S12 indicates that 
there is no signal reflected from the output to the input. If this 
happens, it will cause interference along the preferred 
primary signal going in the onward course. Additionally, 
Figure 10 portrays that the constancy K-factor of over 24.3 
has been realized, with overall power consumption of 100 
mW.  
Figure 11 illustrates the group delay variation. It is 
computed by the S-matrices, then decoded to trans-
impedance group delay with an Agilent Advanced Design 
System (ADS) simulator tool. Outstanding phase linearity 
characteristic such as the group delay variation of 101.2±85.8 
ps is attained throughout the entire frequency range. Figure 6 
further proves that by optimising the inductor L2, good group 
delay is realized. To simultaneously enhance the group delay 
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and flatness of the gain, the inductor L2 is fixed to 2.25 nH. 
Furthermore, the input and output matching is refined to 
enhance the variations in group delay. Nevertheless, the 
nonconformities of the model parameters and the fabricated 
components resulting in variation between the simulated and 
the measured outcomes. There are two common advantages 
of linearity, such as output 1dB compression point (OP1dB) 
and input third-order intercept point (IIP3), that presented the 
nonlinear gain compression and intermodulation effect 
correspondingly. Figure 13 shows the two-tone 
measurements made at 6 GHz whilst measuring the overall 
linearity of the proposed PA. 12.1 dBm of IIP3 is attained at 
6 GHz while the measured 1 dB compression point, P1dB is 
shown in Figure 12. At 5 GHz and 6 GHz, good P1dB is 
achieved, which are 4.3 dBm and 3.3 dBm correspondingly. 
Figure 14 portrays the power added efficiency (PAE) 
measurement of 16% at P1dB. 
 
 
 
Figure 7: Proposed PA chip micrograph 
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Figure 8: Measured and simulated S-parameters. 
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Figure 9: Measured reverse isolation (S12). 
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Figure 10: Measured stability factor (K-factor). 
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Figure 11: Measured and simulated group delay 
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Figure 12: Measured P1dB 
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Figure 13: Measured IIP3 
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Figure 14: Measured power added efficiency (PAE) 
Table 1 synopsizes the performance of newly published 
PAs. It shows that the suggested UWB PA accomplishes a 
broad span of frequency from 3.1 to 10.6 GHz, with lowest 
group delay variation of ±85.8 ps, a satisfactory gain of 11.48 
dB and tolerance in gain flatness about ±0.6 dB over the 
UWB PA frequency. Additionally, this PA design chip area 
is the smallest of all the reported works on the UWB Pas thus 
far. Other properties including linearity and PAE of the 
suggested design are presumed to be consistent with other 
researchers’ work and deemed satisfactory for UWB 
transmitter. Therefore, these attributes reckon the suggested 
design the most suitable for UWB application. 
 
 
Table 1 
Wideband CMOS PA Performances in Comparison 
 
VI. CONCLUSION 
 
A UWB PA of 3.1 to 10.6 GHz frequency has been devised 
and employed in 0.18 µm CMOS technology. Minimisation 
of group delay variation over a broad range of desired 
bandwidth was analyzed. From the hypothetical group delay 
assessment, we verify that high inductance at the input stage 
is paramount to attain the lowest group delay. In addition, by 
using shunt peaking inductor technique, wide bandwidth and 
low group delay are achieved. Furthermore, average gain 
flatness, minimal chip area and decent linearity are achieved 
throughout the overall desired band. 
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